©2018 by Zach Pfeffer


Xilinx's Zynq UltraScale+ MPSoC Diagrams are Wrong

April 6, 2018


This post presents a bug in the Zynq UltraScale+ MPSoC diagrams at xilinx.com.


All of the diagrams on the Zynq UltraScale+ MPSoC Product Landing Page share a common problem.


Here's the Application Processing Unit excerpt from a larger block diagram at link:


Look at where they put the ARM Cortex-A53 text:

 Are there 4 ARM Cortex-A53's? There are not. There is _one_ Cortex-A53 with four cores that contain one Armv8-A CPU each.


Arm documents the Cortex-A53 more accurately at the Cortex-A53 site:


So the diagram from Xilinx should look like:


Xilinx makes the same mistake with the R cores as well.





Find all the bugs image found at link.




Please reload

Our Recent Posts

A Fix for "You don't have permission to create items on this site: https://yoursite.sharepoint.com/sites/pwa"

September 25, 2019

Create a Tree-View of a Directory on Linux with 'tree'

August 17, 2019

Use draw.io in Google Drive (and Get Rid of draw.io )

June 30, 2019

Please reload


Please reload