Xilinx's Zynq UltraScale+ MPSoC Diagrams are Wrong

April 6, 2018

 

This post presents a bug in the Zynq UltraScale+ MPSoC diagrams at xilinx.com.

 

All of the diagrams on the Zynq UltraScale+ MPSoC Product Landing Page share a common problem.

 

Here's the Application Processing Unit excerpt from a larger block diagram at link:

 

Look at where they put the ARM Cortex-A53 text:

 Are there 4 ARM Cortex-A53's? There are not. There is _one_ Cortex-A53 with four cores that contain one Armv8-A CPU each.

 

Arm documents the Cortex-A53 more accurately at the Cortex-A53 site:

 

So the diagram from Xilinx should look like:

 

Xilinx makes the same mistake with the R cores as well.

 

 

Reference

 

Find all the bugs image found at link.

 

 

 

Please reload

Our Recent Posts

DOCSIS 3.1 Series of Specification and Related Specifications

May 25, 2020

Abbreviations, Acronyms from CM-SP-PHYv3.1-I17-190917 and Notes

May 25, 2020

Install a Vim Package on Vim 8 Running on Windows 7

May 3, 2020

1/1
Please reload

Tags

Please reload

©2018 by Zach Pfeffer

SEARCH THIS SITE