top of page
  • Zach Pfeffer

Clock and Data Recovery PLL Design Considerations in 0.1 um CMOS


The layout of a spiral inductor

This post links to a paper that discusses clock and data recovery PLL design considerations in 0.1 um CMOS.



References

bottom of page